

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74' family is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H <sup>†</sup>	H <sup>†</sup>
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

<sup>†</sup> The output levels in this configuration are not guaranteed to meet the minimum levels in  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  maximum. Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.


### logic symbol<sup>‡</sup>




<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


**SN5474 . . . J PACKAGE**  
 SN54LS74A, SN54S74 . . . J OR W PACKAGE  
 SN7474 . . . N PACKAGE  
 SN74LS74A, SN74S74 . . . D OR N PACKAGE  
 (TOP VIEW)



**SN5474 . . . W PACKAGE**  
 (TOP VIEW)




**SN54LS74A, SN54S74 . . . FK PACKAGE**  
 (TOP VIEW)



NC - No internal connection

### logic diagram (positive logic)



**SN5474, SN54LS74A, SN54S74**


**SN7474, SN74LS74A, SN74S74**

**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**


SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

**schematics of inputs and outputs**


**74**



**'S74**



schematic



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> (see Note 1) . . . . .	7 V
Input voltage: '74, 'S74 . . . . .	5.5 V
'LS74A . . . . .	7 V
Operating free-air temperature range: SN54' . . . . .	-55°C to 125°C
SN74' . . . . .	0°C to 70°C
Storage temperature range . . . . .	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**SN5474, SN54LS74A, SN54S74**

**SN7474, SN74LS74A, SN74S74**

**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

**recommended operating conditions**

			SN5474			SN7474			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
I <sub>OH</sub>	High-level output current				-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current				16			16	mA
t <sub>w</sub>	Pulse duration	CLK high	30			30			ns
		CLK low	37			37			
		PRE or CLR low	30			30			
t <sub>su</sub>	Input setup time before CLK t		20			20			ns
t <sub>h</sub>	Input hold time-data after CLK t		5			5			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>		SN5474			SN7474			UNIT
			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4	2.4	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	0.2	0.4	0.2	0.4		V
I <sub>I</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
I <sub>IH</sub>	D CLR All Other	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V		40			40	μA
					120			120	
					80			80	
I <sub>IL</sub>	D PRE <sup>§</sup> CLR <sup>§</sup> CLK	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V		-1.6			-1.6	mA
					-1.6			-1.6	
					-3.2			-3.2	
					-3.2			-3.2	
I <sub>OS</sub> <sup>¶</sup>	V <sub>CC</sub> = MAX			-20	-57	-18		-57	mA
I <sub>CC</sub> <sup>#</sup>	V <sub>CC</sub> = MAX,	See Note 2		8.5	15	8.5	15		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>¶</sup>Not more than one output should be shown at a time.

<sup>#</sup>Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
f <sub>max</sub>			R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF	15	25		MHz	
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$			25		ns	
t <sub>PHL</sub>					40		ns	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$			14	25	ns	
t <sub>PHL</sub>					20	40	ns	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

## recommended operating conditions

			SN54LS74A			SN74LS74A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX				
V <sub>CC</sub>	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage			2			2			V
V <sub>IL</sub>	Low-level input voltage					0.7		0.8		V
I <sub>OH</sub>	High-level output current					-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current					4		8		mA
f <sub>clock</sub>	Clock frequency			0	25	0	25			MHz
t <sub>w</sub>	Pulse duration	CLK high		25			25			ns
		PRE or CLR low		25			25			
t <sub>su</sub>	Setup time-before CLK↑	High-level data		20			20			ns
		Low-level data		20			20			
t <sub>h</sub>	Hold time-data after CLK↑			5			5			ns
T <sub>A</sub>	Operating free-air temperature			-55	125	0	70			°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>			SN54LS74A			SN74LS74A			UNIT
				MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA				-1.5			-1.5		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = MAX, I <sub>OH</sub> = -0.4 mA			2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 4 mA			0.25	0.4		0.25	0.4		V
	V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 8 mA						0.35	0.5		
I <sub>I</sub>	D or CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V			0.1		0.1			mA
	CLR or PRE		0.2		0.2					
I <sub>IH</sub>	D or CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20		20			μA
	CLR or PRE		40		40					
I <sub>IL</sub>	D or CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.4		-0.4			mA
	CLR or PRE		-0.8		-0.8					
I <sub>OS\$</sub>	V <sub>CC</sub> = MAX, See Note 4			-20	-100	-20	-100			mA
I <sub>CC</sub> (Total)	V <sub>CC</sub> = MAX, See Note 2				4	8		4	8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			R <sub>L</sub> = 2 kΩ, C <sub>L</sub> = 15 pF	25	33		MHz
t <sub>PLH</sub>	CLR, PRE or CLK	Q or $\bar{Q}$		13	25		ns
t <sub>PHL</sub>				25	40		ns

Note 3: Load circuits and voltage waveforms are shown in Section 1.

**SN5474, SN54LS74A, SN54S74**

**SN7474, SN74LS74A, SN74S74**

**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**

SDLS119 - DECEMBER 1983 - REVISED MARCH 1988

**recommended operating conditions**

			SN54S74			SN74S74			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
I <sub>OH</sub>	High-level output current				-1			-1	mA
I <sub>OL</sub>	Low-level output current				20			20	mA
t <sub>w</sub>	Pulse duration	CLK high		6		6			ns
		CLK low		7.3		7.3			
		CLR or PRE low		7		7			
t <sub>su</sub>	Setup time, before CLK t	High-level data		3		3			ns
		Low-level data		3		3			
t <sub>h</sub>	Input hold time - data after CLK t			2		2			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>			SN54S74			SN74S74			UNIT
	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA,				-1.2			-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA			2.5	3.4		2.7	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA				0.5			0.5		V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1			1		mA
I <sub>IH</sub>	D				50			50		μA
	CLR				150			150		
	PRE or CLK				100			100		
I <sub>IL</sub>	D				-2			-2		mA
	CLR <sup>¶</sup>				-6			-6		
	PRE <sup>¶</sup>				-4			-4		
	CLK				-4			-4		
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX			-40	-100		-40	-100		mA
I <sub>CC</sub> <sup>#</sup>	V <sub>CC</sub> = MAX, See Note 2			15	25		15	25		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

<sup>¶</sup>Clear is tested with preset high and preset is tested with clear high.

<sup>#</sup>Average per flip-flop.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF	75	110		MHz
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$			4	6	ns
t <sub>PHL</sub>	PRE or CLR (CLK high)	$\bar{Q}$ or Q			9	13.5	ns
	PRE or CLR (CLK low)	Q or $\bar{Q}$			5	8	ns
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$			6	9	ns
t <sub>PHL</sub>					6	9	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265