SN54111, SN74111 DUAL J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic and Ceramic DIPs and Ceramic Flat Packages
- Dependable Texas Instruments Quality and Reliability

description


The SN54111 and SN74111 are d-c coupled, variableskew, J-K flip-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled to accept data only during a short period (30 nanoseconds maximum hold time) starting with, and immediately following the rising edge of the clock pulse. After this, inputs may be changed while the clock is at the high level without affecting the state of the master. At the threshold level of the falling edge of the clock pulse, the data stored in the master will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature-the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptibility to noise is thereby effectively reduced.

The SN54111 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74111 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

	IN	OUTPUTS					
PRE	CLR	CLK	J	ĸ	Q	ā	
L	Н	х	Х	Х	н	L	
н	L	X	X	×	L	н	
L	L	x	X	×	н≢	Н‡	
н	н	T	L	L	a ₀	\overline{a}^0	
н	н	л.	Н	L	н	Ļ	
н	н	T.	L	Н	L	н ,	
н	н	工	Н	Н	TOGGLE		

[‡]This configuration is non-stable; that is, it will not persist when preset or clear return to their inactive (high) level.




logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




logic diagram (positive logic)



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage	5.5 V
Operating free-air temperature range:	SN5411155°C to 125°C
	SN74111
Storage temperature range	65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



recommended operating conditions

			SN54111			SN74111			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
ІОН	High-level output current				- 0.8			→ 0.8	mA
lou	Low-level output current		1 -		16		_	16	mA
	Pulse duration	CLK high or tow	25	-		25		- "	
t _W	ruise duration	PRE or CLR low	25	-		25			nş
t _{su}	Input setup time before CLK †		0	-		0	_		ns
th	Input hold time data after CLK †		30			30			пѕ
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †			SN54111			SN74111				
PARA	MEIER	TEST CONDITIONS			MIN	TYP‡	MAX	MIN	TYP ‡	MAX	UNIT	
VIK		VCC = MIN,	lj = - 12 mA					- 1.5			– 1.5	V
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	V _{1L} = 0.8 V,	I _{OH} = 0.8 mA	2,4	3.4		2.4	3.4		V
VOL		V _{CC} = MIN,	V _{IH} = 2 V.	V _{IL} = 0.8 V,	IOL = 16 mA		0,2	0.4		0.2	0.4	V
- Iq		V _{CC} = MAX,	V _I = 5.5 V					1			1	mΑ
	JorK							40			40	
liн	CLR or PRE	V _{CC} = MAX, V _I = 2.4	V _I = 2.4 V	V		80		80			80	μА
	CLK							120			120	
	J or K							-1.6			– 1.6	
	CLR ¹							- 3.2			- 3.2	
ΊL	PRE¶	$V_{CC} = MAX$, $V_1 = 0.4$	V1 = 0.4 V					- 3.2			- 3.2	mA
	CLK							-4.8			- 4.8	_
los§		V _{CC} = MAX				- 20		- 57	- 18		57	mΑ
CC#		V _{CC} = MAX,	See Note 2				14	20.5		14	20.5	mΑ

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is at 4.5 V.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
_ fmax _				20	25		MHz
^t PLH	PRE or CLR	Q or Q			12	18	пŝ
^T PHL	PRE OF CER	40.4	Rլ = 400 Ω, Cլ = 15 pF		21	30	ns
[†] PLH	CLK	a or D			12	17	ns
tpHL.	OLK.	4			20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



^{*} All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time.

¹ Clear is tested with preset high and preset is tested with clear high.

[#] Average per flip-flop.