
- Perform Fixed-Rate or Variable-Rate Frequency Division
- For Applications in Arithmetic, Radar, Digital-to-Analog (D/A), Analog-to-Digital (A/D), and other Conversion Operations
- Typical Maximum Clock Frequency . . . 32 Megahertz

description

These monolithic, fully synchronous, programmable counters utilize Series 54/74 TTL circuitry to achieve 32-megahertz typical maximum operating frequencies. These six-bit serial binary counters feature buffered clock, clear, and enable inputs to control the operation of the counter, and a strobe input to enable or inhibit the rate input/decoding AND-OR-INVERT gates. The outputs have additional gating for cascading and transferring unity-count rates.



The counter is enabled when the clear, strobe, and enable inputs are low. With the counter enabled, the output frequency is equal to the input frequency multiplied by the rate input M and divided by 64, ie.:


$$f_{out} = \frac{M \cdot f_{in}}{64}$$

where: $M = F \cdot 2^5 + E \cdot 2^4 + D \cdot 2^3 + C \cdot 2^2 + B \cdot 2^1 + A \cdot 2^0$

When the rate input is binary 0 (all rate inputs low), Z remains high. In order to cascade devices to perform 12-bit rate multiplication, the enable output is connected to the enable and strobe inputs of the next stage, the Z output of each stage is connected to the unity/cascade input of the other stage, and the sub-multiple frequency is taken from the Y output.

The unity/cascade input, when connected to the clock input, may be utilized to pass the clock frequency (inverted) to the Y output when the rate input/decoding gates are inhibited by the strobe. The unity/cascade input may also be used as a control for the Y output.


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



schematics of inputs and outputs





STATE AND/OR RATE FUNCTION TABLE (See Note A)

INPUTS							OUT							
			BINARY RATE				LOGIC LEVEL OR NUMBER OF PULSES							
						NUMBER OF	UNITY/	<u> </u>		[
CLEAR	ENABLE	STROBE	B5 I	B4	вз	В2	В1	В0	CLOCK PULSES	CASCADE	Y	Z	ENABLE	NOTES
Н	X	Н	×	Х	X	X	X	Х	×	Н	L	Н	Н	В
L	L	L.	L	L	L	L	L	L	64	Н	L	Н	1	С
L	L	L	L	L	L	L	L	Н	64	Н	1	1	1	С
L	L	L	L	L	L	L	н	L	64	н	2	2	1	С
L	L	L	L	L	L	Н	L	L	64	н	4	4	1	С
L	L	L	L	L	Н	L	L	L	64	н	8	8	1	С
L	L	L	L	н	L	L	L	L	64	н	16	16	1	С
L	L	L	н	L	L	L	L	L	64	н	32	32	1	С
L	L	L	н	Н	Н	н	Н	н	64	н	63	63	1	С
L	L	L	Н	Н	Н	Н	Н	Н	64	L	Н	63	1	D
L	L	L	Н	L	Н	L	L	L	64	Н	40	40	1	E

NOTES: A. H = high level, L = low level, X = irrelevant. All remaining entries are numeric counts.


B. This is a simplified illustration of the clear function. The states of clock and strobe can affect the logic level of Y and Z. A low unity/cascade will cause output Y to remain high.

C. Each rate illustrated assumes a constant value at rate inputs; however, these illustrations in no way prohibit variable-rate inputs.

D. Unity/cascade is used to inhibit output Y.

E.
$$f_{out} = \frac{M \cdot f_{in}}{64} = \frac{(8 + 32) f_{in}}{64} = \frac{40 f_{in}}{64} = 0.625 f_{in}$$

logic diagram (positive logic)



SDLS130 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)													7 V
Input voltage												5	5.5 V
Operating free-air temperature range:	SN5497	(see	Note	e 2)		 					-	–55°C to 12	25°C
Jennes de la composition della	SN7497	٠.										. 0°C to 7	70°C
Storage temperature range												-65°C to 15	50°C

recommended operating conditions

		SN5497				SN7497			
		MIN	NOM	NOM MAX		NOM MAX		UNI	
Supply voltage, V _{CC}		4.5	5	5. 5	4.75	5	5.25	V	
High-level output current, IOH				400			-400	μΑ	
Low-level output current, IOL				16			16	mA	
Clock frequency, f _{clock}		0		25	0		25	MHz	
Width of clock pulse, tw(clock)		20			20			ns	
Width of clear pulse, tw(clear)		15			15			ns	
Enable setup time, t _{su} :	(See Figure 1)								
Before positive-going transition of clock pulse		25			25			ns	
Before negative-going transition of previous clock pulse		0		tw(clock)-10	0		tw(clock)-10		
Enable hold time, th:	(See Figure 1)								
After positive-going transition of clock pulse		0		tw(clock)-10	0		tw(clock)-10	ns	
After negative-going transition of previous clock pulse		20)	t _{cp} -10	20		t _{cp} -10		
Operating free-air temperature, TA (See Note 2)		-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			٧
VIL	Low-level input voltage						0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA			-1.5	٧
Vон	High-level output voltage		V _{CC} = M1N, V _{1L} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -400 μA	2.4	3.4		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4	v
11	Input current at maximum input voltage		V _{CC} = MAX,	V ₁ = 5.5 V			1	mA
		clock input	V MAY	V ₁ = 2.4 V			μΑ	
ΙН	High-level input current	other inputs	V _{CC} = MAX,	V - 2.4 V			40	μ
		clock input	V -04V				-3.2	mA
IIL	Low-level input current	other inputs	V _{CC} = MAX,	V _I = 0.4 V			-1.6	1
los	Short circuit output current§		V _{CC} = MAX		-18		-55	mA
ССН	Supply current, outputs high		V _{CC} = MAX,	See Note 3		58		mA
ICCL	Supply current, outputs low		V _{CC} = MAX,	See Note 4		80	120	mA

For test conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 1. Voltage values are with respect to network ground terminal.

- 2. An SN5497 in the W package operating at free-air temperatures above 118°C requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 55° C/W.
- 3. I_{CCH} is measured with outputs open and all inputs grounded.
- 4. $I_{\mbox{CCL}}$ is measured with outputs open and all inputs at 4.5 V.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.


[§] Not more than one output should be shorted at a time.

PARAMETER [†]	FROM INPUT	ТО ОПТРИТ	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
f _{max}				25	32		MHz		
tPLH	Enable	Enable	1		13	20	ns		
t _{PHL}	Chable	Enable			14	21			
tPLH	Strobe	Z]		12	18	ns		
tPHL	Strope	<u>-</u>			15	23			
^t PLH	Clock Clock Rate	Υ		26	39	ns			
t _{PHL}			_}		20	30			
^t PLH		Z			12	18 26	ns		
tPHL			_	1					
^t PLH		Z	C _L = 15 pF,		6	10	ns		
^t PHL			R _L = 400 Ω,		9	14			
^t PLH	Unity/Cascade	Υ	See Figure 1		9	14	ns		
[†] PHL	J, 7 555555	·		6	10				
^t PLH	Strobe	Y			19	30	ns		
[†] PHL	0.,050	•			22	33			
^t PLH	Clock	Enable			19	30	ns		
tPHL.	OFFICE				22	33			
^t PLH	Clear	Y			24	36	ns		
tPHL	J.sai [Z			15	23			
^t PLH	Any Rate Input	Y			15	23	ns		
tPHL_	, my nate mpat	•			15	23			

 $^{^{\}dagger}f_{\mbox{max}} \equiv \mbox{maximum clock frequency.}$

TYPICAL APPLICATION DATA

This application demonstrates how the '97 can be cascaded to perform 18-bit rate multiplication. This scheme is expandable to n-bits by extending the pattern illustrated.




As illustrated, two of the 6-bit multipliers can be cascaded by connecting the Z output of unit A to the unity cascade input of unit B, in which case, a two-input NOR gate is used to cascade the remaining multipliers. Alternatively, all three Y outputs can be cascaded with a 3-input NOR gate. The three unused unity cascade inputs can be conveniently terminated by connecting each to its Z output.

 $t_{PLH} \equiv propagation delay time, low-to-high-level output.$

tpHL ≡ propagation delay time, high-to-low-level output.

PARAMETER MEASUREMENT INFORMATION




TRANSITION OF PREVIOUS CLOCK PULSE

- 1. Unity/Cascade and pin 2 (rate input), other inputs are low. Clear the counter and apply clock and enable pulse as illustrated.
- 2. Setup and hold times are illustrated for enabling a single clock pulse (count). Continued application of the enable function will enable subsequent clock pulse (counts) until disabling occurs (enable goes high). The total number of counts will be determined by the total number of positive-going clock transition enabled.
- NOTES: A. The input pulse generator has the following characteristics: $t_{W(clock)} = 20$ ns, $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR = 1 MHz, $\rm z_{out}\approx 50~\Omega.$
 - B. C_L^{-1} includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES




PARAMETER MEASUREMENT INFORMATION




All three outputs are loaded during testing.

LOAD CIRCUIT




Unity/cascade and rate inputs are high, other inputs are low, and flip-flops are at any count other than maximum.

PROPAGATION DELAY TIMES, CLOCK TO Z AND Y, AND STROBE INPUT TO Z AND Y




Flip-flops are at a count so that all other inputs to the gate under test are high and all other inputs, including other rate inputs, are low.

PROPAGATION DELAY TIMES, RATE INPUT TO Z



Output Z is high.

PROPAGATION DELAY TIMES, UNITY/CASCADE INPUT TO Y



Flip-flops are at the maximum count. Other inputs are low.

PROPAGATION DELAY TIMES, ENABLE INPUT TO ENABLE OUTPUT

NOTES: A. The input pulse generator has the following characteristics: $t_{w(clock)} = 20$ ns, $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, PRR = 1 MHz, $z_{out} \approx 50 \ \Omega$.

- B. C_ includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

FIGURE 1-SWITCHING TIMES (CONTINUED)

