- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bits
- Can Be Used to Upgrade Existing Systems using MSI Parity Circuits
- Typical Data-to-Output Delay of Only 14 ns for 'S280 and 33 ns for 'LS280
- Typical Power Dissipation:


'LS280 . . . 80 mW 'S280 . . . 335 mW

FUNCTION TABLE

NUMBER OF INPUTS A	OUTPUTS					
THRU I THAT ARE HIGH	ΣΕΥΕΝ	Σ ODD				
0, 2, 4, 6, 8	Н	L				
1, 3, 5, 7, 9	L	Н				

H = high level, L = low level

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


9 B

8

SN54LS280, SN54S280 . . . FK PACKAGE (TOP VIEW)

ΣODD □6

GND



NC - No internal connection

description

These universal, monolithic, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry and feature odd/even outputs to faciliate operation of either odd or even parity application. The word-length capability is easily expanded by cascading as shown under typical application data.


Series 54LS/74LS and Series 54S/74S parity generators/checkers offer the designer a trade-off between reduced power consumption and high performance. These devices can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the 'LS280 and 'S280 are implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and the absence of any internal connection at pin 3. This permits the 'LS280 and 'S280 to be substituted for the '180 in existing designs to produce an identical function even if 'LS280's and 'S280's are mixed with existing '180's.


These devices are fully compatible with most other TTL circuits. All 'LS280 and 'S280 inputs are buffered to lower the drive requirements to one Series 54LS/74LS or Series 54S/74S standard load, respectively.

SN54LS280, SN54S280, SN74LS280, SN74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS


SDLS152 – DECEMBER 1972 – REVISED MARCH 1988

schematics of inputs and outputs





VCC 2.8 kΩ NOM



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	<i>.</i> 7 V
Input voltage: 'LS280	7 V
'S280	
Operating free-air temperature range: SN54'	$\dots -55^{\circ}$ C to 125° C
SN74'	0°C to 70°C
Storage temperature range	
NOTE 1: Voltage values are with respect to network ground terminal,	



SN54LS280, SN54S280, SN74LS280, SN74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

SDLS152 - DECEMBER 1972 - REVISED MARCH 1988

recommended operating conditions

		SN54LS280			SI	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2	,,		V
V_{IL}	Low-level input voltage			0.7			8.0	V
ЮН	High-level output current			- 0.4			- 0.4	mA
loL	Low-level output current			4			8	mA
T_A	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		S	SN54LS280		SI	80	UNIT		
		TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V _{CC} = MIN,	$I_1 = -18 \text{ mA}$				1.5			– 1.5	V
Vон	V _{CC} = MIN, V _{IL} = MAX,	V _{IH} = 2 V, I _{OH} = - 0.4 m/	Α	2.5	3.4		2.7	3.4		٧
VOL	V _{CC} = MIN,	$V_{IH} = 2 V$,	IOL = 4 mA		0.25	0.4		0.25	0.4	.,
· OL	VIL = MAX		IOL = 8 mA					0.35	0.5	V
Ц	$V_{CC} = MAX$,	V ₁ = 7 V				0.1			0.1	mA
l _{IH}	$V_{CC} = MAX$,	V _I = 2.7 V				20			20	μА
IιL	$V_{CC} = MAX$,	V _I ≈ 0.4 V				- 0.4			- 0.4	mA
los§	V _{CC} = MAX			- 20		100	- 20		100	mA
Icc	V _{CC} = MAX,	See Note 2			16	27		16	27	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Data	Σ Even	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$, Inputs not under test at 0 V, See Note 3		33	50	
^t PHL		2 Even			29	45	ns
^t PLH	Data	Σ Odd			23	35	
^t PHL		2 000			31	50	ns

 $[\]P$ tp $_{ extsf{LH}}$ \equiv propagation delay time, low-to-high-level output; tp $_{ extsf{HL}}$ \equiv propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2: $I_{\mbox{\footnotesize{CC}}}$ is measured with all inputs grounded and all outputs open.

SN54LS280, SN54S280, SN74LS280, SN74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

SDLS152 – DECEMBER 1972 – REVISED MARCH 1988

recommended operating conditions

	S	SN54S280			SN74S280			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-1			-1	mA	
Low-level output current, IOL			20			20	mA	
Operating free-air temperature, T _A	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -18 mA				-1.2	V
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, SN	N54S'	2.5	3.4		.,
•06		V _{IL} = 0.8 V, I _{OH} = -1 mA SI	N74S'	2.7	3.4		\ \ \
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,				0.5	V
OL		V _{IL} = 0.8 V, I _{OL} = 20 mA	1			0.5	"
Ц	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V				1	mA
¹ IH	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V				50	μΑ
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V				-2	mA
los	Short-circuit output current §	V _{CC} = MAX		-40		-100	mA
		SN5	54\$280		67	99	1
100	Supply current	V _{CC} = MAX, See Note 2 SN7	4\$280		67	105	mA
ICC		V _{CC} = MAX, T _A = 125°C, See Note 2	54S280N			94	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
tPLH	Data	Σ Even			14	21		
^t PHL	Data	2 Even	2 CVerr	$C_L = 15 pF$, $R_L = 280 \Omega$,		11.5	18	ns
tPLH	Data	Σ Odd	See Note 3		14	21		
tPHL the	5318	Σ Odd			11.5	18	ns	


 $[\]P_{\text{tpLH}}$ = propagation delay time, low-to-high-level output: tp_{HL} = propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

TYPICAL APPLICATION DATA

