

LM118-N/LM218-N/LM318-N Operational Amplifiers

Check for Samples: [LM118-N](#), [LM218-N](#), [LM318-N](#)

FEATURES

- 15 MHz Small Signal Bandwidth
- Ensured 50V/ μ s Slew Rate
- Maximum Bias Current of 250 nA
- Operates from Supplies of $\pm 5V$ to $\pm 20V$
- Internal Frequency Compensation
- Input and Output Overload Protected
- Pin Compatible with General Purpose Op Amps

DESCRIPTION


The LM118 series are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They feature a factor of ten increase in speed over general purpose devices without sacrificing DC performance.

The LM118 series has internal unity gain frequency compensation. This considerably simplifies its application since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 150V/ μ s and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1 μ s.

The high speed and fast settling time of these op amps make them useful in A/D converters, oscillators, active filters, sample and hold circuits, or general purpose amplifiers. These devices are easy to apply and offer an order of magnitude better AC performance than industry standards such as the LM709.

The LM218-N is identical to the LM118 except that the LM218-N has its performance specified over a -25°C to $+85^{\circ}\text{C}$ temperature range. The LM318-N is specified from 0°C to $+70^{\circ}\text{C}$.

Fast Voltage Follower



Do not hard-wire as voltage follower ($R1 \geq 5 \text{ k}\Omega$)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage						±20V
Power Dissipation ⁽³⁾						500 mW
Differential Input Current ⁽⁴⁾						±10 mA
Input Voltage ⁽⁵⁾						±15V
Output Short-Circuit Duration						Continuous
Operating Temperature Range						
lm118-n						–55°C to +125°C
LM218-N						–25°C to +85°C
LM318-N						0°C to +70°C
Storage Temperature Range						–65°C to +150°C
Lead Temperature (Soldering, 10 sec.)						
TO-99 Package						300°C
PDIP Package						260°C
Soldering Information						
Dual-In-Line Package						
Soldering (10 sec.)						260°C
SOIC Package						
Vapor Phase (60 sec.)						215°C
Infrared (15 sec.)						220°C
ESD Tolerance ⁽⁶⁾						2000V

- (1) Refer to RETS118X for LM118H and LM118J military specifications.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) The maximum junction temperature of the lm118-n is 150°C, the LM218-N is 110°C, and the LM318-N is 110°C. For operating at elevated temperatures, devices in the LMC package must be derated based on a thermal resistance of 160°C/W, junction to ambient, or 20°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
- (4) The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1V is applied between the inputs unless some limiting resistance is used.
- (5) For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- (6) Human body model, 1.5 kΩ in series with 100 pF.

Electrical Characteristics⁽¹⁾

Parameter	Conditions	LM118-N/LM218-N			LM318-N			Units
		Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	T _A = 25°C		2	4		4	10	mV
Input Offset Current	T _A = 25°C		6	50		30	200	nA
Input Bias Current	T _A = 25°C		120	250		150	500	nA
Input Resistance	T _A = 25°C	1	3		0.5	3		MΩ
Supply Current	T _A = 25°C		5	8		5	10	mA
Large Signal Voltage Gain	T _A = 25°C, V _S = ±15V V _{OUT} = ±10V, R _L ≥ 2 kΩ	50	200		25	200		V/mV
Slew Rate	T _A = 25°C, V _S = ±15V, A _V = 1 (2)	50	70		50	70		V/μs
Small Signal Bandwidth	T _A = 25°C, V _S = ±15V		15			15		MHz
Input Offset Voltage				6			15	mV
Input Offset Current				100			300	nA

- (1) These specifications apply for ±5V ≤ V_S ≤ ±20V and –55°C ≤ T_A ≤ +125°C (lm118-n), –25°C ≤ T_A ≤ +85°C (LM218-N), and 0°C ≤ T_A ≤ +70°C (LM318-N). Also, power supplies must be bypassed with 0.1 μF disc capacitors.
- (2) Slew rate is tested with V_S = ±15V. The lm118-n is in a unity-gain non-inverting configuration. V_{IN} is stepped from –7.5V to +7.5V and vice versa. The slew rates between –5.0V and +5.0V and vice versa are tested and specified to exceed 50V/μs.

Electrical Characteristics ⁽¹⁾ (continued)

Parameter	Conditions	LM118-N/LM218-N			LM318-N			Units
		Min	Typ	Max	Min	Typ	Max	
Input Bias Current				500			750	nA
Supply Current	T _A = 125°C		4.5	7				mA
Large Signal Voltage Gain	V _S = ±15V, V _{OUT} = ±10V R _L ≥ 2 kΩ	25			20			V/mV
Output Voltage Swing	V _S = ±15V, R _L = 2 kΩ	±12	±13		±12	±13		V
Input Voltage Range	V _S = ±15V	±11.5			±11. 5			V
Common-Mode Rejection Ratio		80	100		70	100		dB
Supply Voltage Rejection Ratio		70	80		65	80		dB

TYPICAL PERFORMANCE CHARACTERISTICS

LM118-N, LM218-N




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.










Figure 6.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM118-N, LM218-N


TYPICAL PERFORMANCE CHARACTERISTICS (continued)

LM118-N, LM218-N




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.










Figure 18.

Typical Performance Characteristics

LM318-N

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Typical Performance Characteristics (continued)

LM318-N




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.











Figure 30.

Typical Performance Characteristics (continued)

LM318-N

Figure 31.

Figure 32.

Figure 33.

Figure 34.

Figure 35.

Figure 36.

AUXILIARY CIRCUITS



*Balance circuit necessary for increased slew.

Slew rate typically 150V/μs.

Figure 37. Feedforward Compensation for Greater Inverting Slew Rate




Figure 39. Offset Balancing





Figure 40. Isolating Large Capacitive Loads



Slew and settling time to 0.1% for a 10V step change is 800 ns.

Figure 38. Compensation for Minimum Settling Time






Figure 41. Overcompensation

TYPICAL APPLICATIONS



Do not hard-wire as voltage follower ($R_1 \geq 5 \text{ k}\Omega$)

Figure 42. Fast Voltage Follower



$C_F = \text{Large}$

($C_F \geq 50 \text{ pF}$)

*Do not hard-wire as integrator or slow inverter; insert a 10k-5 pF network in series with the input, to prevent oscillation.

Do not hard-wire as voltage follower ($R_1 \geq 5 \text{ k}\Omega$)

Figure 43.




Figure 44. Fast Summing Amplifier




Figure 45. Differential Amplifier






Figure 46. Fast Sample and Hold



*Optional—Reduces settling time.

Figure 47. D/A Converter Using Ladder Network




ΔOutput zero.

*"Y" zero

+ "X" zero

‡Full scale adjust.

Figure 48. Four Quadrant Multiplier



*Optional—Reduces settling time.

Figure 49. D/A Converter Using Binary Weighted Network




Figure 50. Fast Summing Amplifier with Low Input Current






Figure 51. Wein Bridge Sine Wave Oscillator




*Gain $\geq \frac{200K}{R_g}$ for $1.5K \leq R_g \leq 200K$

Figure 52. Instrumentation Amplifier

Schematic Diagram




Pin Diagram




Available per JM38510/10107.

**Dual-In-Line Package
(Top View)**
See Package Number J (R-GDIP-T14)



Available per JM38510/10107.

**Dual-In-Line Package
(Top View)**
See Package Number NAB008A, D (R-PDSO-G8),
or P (R-PDIP-T8)



Pin connections shown on schematic diagram and typical applications are for TO-99 package.

**TO-99 Package
(Top View)**
See Package Number LMC (O-MBCY-W8)

REVISION HISTORY

Changes from Revision B (March 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format	16